OF TSMC-C

October 15, 2003

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/618,793 07/15/03

Kuo-Chi Tu

METHOD OF IMPROVING THE TOP PLATE ELECTRODE STRESS INDUCTING VOIDS FOR 1T-RAM PROCESS

Grp. Art Unit:

## INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on October 20, 2003.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

10/20/03

- U.S. Patent 6,136,688 to Lin et al., "High Stress Oxide to Eliminate BPSG/SiN Cracking," discloses a high compressive stress oxide layer to eliminate cracks in a subsequently deposited tensile stress layer such as SiON.
- U.S. Patent 6,414,376 to Thakur et al., "Method and Apparatus for Reducing Isolation Stress in Integrated Circuits," discloses a silicon-rich SiN layer that relieves stress in a SiN layer.
- U.S. Patent 5,883,001 to Jin et al., "Integrated Circuit Passivation Process and Structure," discloses a PE-SiON or SiN layer having compressive stress with an overlying PSG layer having tensile stress as a stress buffer.
- U.S. Patent 5,503,882 to Dawson, "Method for Planarizing an Integrated Circuit Topography," describes a PECVD oxide layer under a TEOS oxide layer where the compressive stress of the PECVD oxide layer offsets the TEOS layer's tensile stress.
- U.S. Patent 6,221,794 to Pangrie et al., "Method of Reducing Incidence of Stress-Induced Voiding in Semiconductor Interconnect Lines," teaches annealing before interlayer dielectric deposition to avoid stress-induced voids.

## TSMC-02-1264

- U.S. Patent 5,583,077 to Wang et al., "Integrated Dual Layer Passivation Process to Suppress Stress-Induced Metal Voids," discloses that compressive stress appears in a PSG layer if the layer is exposed to humidity for a time before a SiN layer is deposited over it.
- U.S. Patent 6,468,855 to Leung et al., "Reduced Topography DRAM Cell Fabricated Using a Modified Logic Process and Method for Operating Same," describes stress avoidance by performing high thermal cycles prior to P+/N+ shallow junction formation and salicidation.
- U.S. Patent 6,287,962 to Lin, "Method for Making a Novel Graded Silicon Nitride/Silicon Oxide (SNO) Hard Mask for Improved Deep Sub-Micrometer Semiconductor Processing," describes a graded SNO layer where the top of the layer provides an ARC function.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

...lof1

Form PTO-1449										Dutin()humon (Cpeinu)			caton Humber		
S EINFORMATION DISCLOSURE CITATION										TSMC-02-1	264		0/618	,793	
P FINICIO	MATION DISCLOSURE CITATION  N IN AN APPLICATION									Logaconi Kao-Chi Tu					
	الله عندان المراجعة ا									FHING Date 07/15/03 Croup AT UNI					
	LI C' DATE									NT DOCUMENTS					
CXALINET AS	ססטענאת אטענונוו				DATE	nune		CLA		mucum	סאידעט סאידעט א				
	6	1	3	6	<u>ا ما</u>	3- 8	<u>} </u>	10/24/00	Lin et	al.	43	8	624	10/20	199
	ط	4	1	4	3	7	6	7/2/02	Thaku	retd.	25	7	640	2/19	19
	5	૪	8	3	0	0	1	3/16/99	_Jin_	et al.	4-39	8	624	<u> </u>	194
	5	5	0	3	8	8	2	4/2/96	Dawso	<u> </u>	42	7	579	<u>4/18</u>	19
	6	2	2	1	7	9	4	4/24/01	Pangr	le et al.	43	8	792	15/8	198
	5	1		- 1	H		_	12/0/91	1 1	, et al.	43		240	4/	4/9
						- 1		10/22/02	Leuna	et al.	43		239	1/20	1/0
	6	2	8	7	9	0	2	9/11/01	·Lin		43	X	638	11/3	0/0
		-			-		-								
						-	-					<del></del>			
		L	اـــا		لــا		<b>ب</b>		FOREIGN PA	TENT DOCUMEN	TS		J		
	росижент нимвел					ĒΛ		OATE	ca	cus	5	SUBCLASS.	Translation YES NO		
										·					
											·				
		_					_								
	L														
									OTHER DOC	UMENTS (Induan	טוד, זמנטטא	0. O	ile, Pertinera	Pagos, Elo	·.)
		-											<del></del>		
ļ		-												•	•
		-						<del></del>							
	-	1				-							<del> </del>		
EXAMMER	1									DATE CONCRETED				···········	····
1															
					:			neideed w	hatha annat aita	ion is in conformance		DΛ	600: Deau I	ine them.	

eitation if not by conformance and not considered. Include copy of this form with next communication to the anolicant